## What is claimed is:

| Τ.  | 1. A method of initializing a computer system               |
|-----|---|
| 2   | equipped with a debugging system, wherein the computer      |
| 3   | system has a CPU, a local, peripheral and expansion bus, a  |
| 4   | first and second bridge, and a ROM coupled to the expansion |
| 5   | bus and storing a first BIOS code, and the debugging system |
| 6 . | is coupled to the peripheral bus, the method comprising the |
| 7   | steps of:   |
| 8   | operating the CPU in a normal mode wherein first data       |
| 9   | requests directed to the ROM are routed to the              |
| 10  | local bus by the CPU;                                       |
| 11  | operating the CPU in a debugging mode wherein second        |
| 12  | data requests directed to the debugging system              |
| 13  | are routed to the local bus by the CPU;                     |
| 14  | transferring one of the data requests from the local        |
| 15  | bus to the peripheral bus via the first bridge;             |
| 16  | responding via the second bridge to the first data          |
| 17  | requests on the peripheral bus with the first               |
| 18  | BIOS code stored in ROM to be loaded in the CPU;            |
| 19  | and   |
| 20  | responding via the debugging system to the second data      |
| 21  | requests on the peripheral bus with the second              |
| 22  | BIOS code stored therein to be loaded in the CPU            |
|     |   |

- The method as claimed in claim 1, wherein the second BIOS code is programmed by the debugging system.
- 1 3. The method as claimed in claim 2, wherein the debugging system comprises:

Client Ref.:VIT02-0142 Our ref: 0608-8543-US/final/Vincent/Steve

an interface card coupled to the peripheral bus; and 3 a second computer system coupled to the interface card. 4 The method as claimed in claim 1 further 1 comprising the step of: 2 when the CPU is switched to the debugging mode, 3 retrieving and displaying contents of registers in the CPU via the debugging system. 5 The method as claimed in claim 1 further 1 2 comprising the step of: when the CPU is switched to debugging mode, reading the 3 first BIOS code from the ROM by the debugging 4 5 system through the second bridge. The method as claimed in claim 1 further 1 2 comprising the step of: when the CPU is switched to debugging mode, overwriting 3 the first BIOS code in the ROM with the second 5 BIOS code by the debugging system through the 6 second bridge. The method as claimed in claim 1, wherein 1 switching between the normal and debugging mode is performed by enabling and disabling an A20 gate of the CPU 3 4 respectively. The method as claimed in claim 1, wherein the 1 2 peripheral and expansion bus are a PCI and an ISA bus, and

the first and second bridge are a north and south bridge,

3

respectively.

- The method as claimed in claim 1, wherein the 1 2 second bridge responds the first data requests by sending a device select signal to the peripheral bus, decoding addresses carried in the first data requests and retrieving 4 the first BIOS code in the ROM corresponding to the 5 6 addresses. The method as claimed in claim 1, wherein the 1 debugging system responds to the second data requests by 2 3 sending a device select signal to the peripheral bus, decoding addresses carried in the second data requests and 4 retrieving the second BIOS code therein corresponding to the 5 addresses. 6 1 A computer system capable of being initialized by 2 a debugging system, comprising: 3
- a CPU switched between a normal mode wherein first data requests are routed to the local bus by the CPU and a debugging mode wherein second data requests

directed to the debugging system are routed to the local bus by the CPU;

- a local, peripheral and expansion bus, wherein the CPU
  routes one of the data requests to the local bus
  and the debugging system is coupled to the
  peripheral bus;
- a ROM coupled to the expansion bus and storing first
  BIOS code, to which the first data requests are
  directed;
- a first bridge transferring one of the data requests from the local to the peripheral bus; and

- a second bridge responding the first data requests on
  the peripheral bus with the first BIOS code in
  the ROM to be loaded in the CPU;
  wherein said debugging system responds the second data
  requests with a second BIOS code and loads the
  - 1 12. The computer system as claimed in claim 11, 2 wherein the second BIOS code are programmed by the debugging

second BIOS code into the CPU.

3 system.

22

- 1 13. The computer system as claimed in claim 12,
- 2 wherein the debugging system comprises:
- an interface card coupled to the peripheral bus; and
- 4 a second computer system coupled to the interface card.
- 1 14. The computer system as claimed in claim 11,
- 2 wherein the debugging system retrieves and displays contents
- 3 of registers in the CPU when the CPU is switched to
- 4 debugging mode.
- 1 15. The computer system as claimed in claim 11,
- 2 wherein the debugging system reads the first BIOS code from
- 3 the ROM through the second bridge when the CPU is switched
- 4 to debugging mode.
- 1 16. The computer system as claimed in claim 11,
- 2 wherein the debugging system overwrites the first BIOS code
- 3 in the ROM with the second BIOS code through the second
- 4 bridge when the CPU is switched to debugging mode.

- 1 17. The computer system as claimed in claim 11,
- wherein the CPU has an A20 gate and is switched between the
- 3 normal mode and debugging mode by enabling and disabling the
- 4 A20 gate.
- 1 18. The computer system as claimed in claim 11,
- 2 wherein the peripheral and expansion bus are a PCI and an
- 3 ISA bus, and the first and second bridge are a north and
- 4 south bridge, respectively.
- 1 19. The computer system as claimed in claim 11,
- 2 wherein the second bridge responds to first data requests by
- 3 sending a device select signal to the peripheral bus,
- 4 decoding addresses carried in the first data requests and
- 5 retrieving the first BIOS code in the ROM corresponding to
- 6 the addresses.
- 1 20. The computer system as claimed in claim 11,
- 2 wherein the debugging system responds to second data
- 3 requests by sending a device select signal to the peripheral
- 4 bus, decoding addresses carried in the second data requests
- 5 and retrieving the second BIOS code therein corresponding to
- 6 the addresses.